Two compact switchless dual-band load networks for class-E power amplifier (PA) operating at 800 and 1900 MHz are proposed, featuring small area and low loss which will be suitable for non-concurrent dualband PA module in handset. Theoretical analysis and design equations are provided along with a loss model, including loss in the transistor and in the load network. Loss model is extracted for each structure to find the design parameters for optimized and balanced efficiency in both bands. Both designs are fabricated on Rogers RO4003 substrate with lumped components. Full PA simulations of both bands are carried out with co-simulation using a Triquint TGF2023-2-10 GaN transistor model, lumped components and EM models of load network layouts for both structures. The PA with transformer-based load network achieves a power added efficiency of 68.6 % at low band and 62.6 % at high band at an output power of 37.8 and 36.7 dBm respectively. The overall area consumed by the load network is 13.5 × 9.6 mm2. The LC-based PA has a similar PAE of 68.3 and 60 % at low band and high band, respectively. The output power is 38.1 dBm in the low band and 37 dBm in the high-band. The overall area consumed by the load network is 9 × 10 mm2
Introduction
As wireless communication techniques continue to evolve, modern wireless devices are required to support an increasing number of standards and frequency bands. For example, smart handsets must now support many different cellular standards such as GSM/EDGE (2G), UMTS (3G), and LTE/LTE-A (4G), as well as other, non-cellular standards such as WiFi, Bluetooth, and GPS. These standards are spread, non-contiguously, from 0.4 to 6 GHz. This poses particular problems for the power amplifier (PA) which, traditionally, is among the most power and area hungry devices in the transmitter. The current solution is to include multiple, parallel power amplifiers, each designed to support a specific frequency band resulting in modern cellular devices having an upwards of ten separate power amplifiers (with associated control circuitry), dramatically increasing both component count and board area. The number of individual PAs will further increase as mobile devices begin to support carrier aggregation techniques, implemented in new wireless standards such as LTE-A for increased data rate. In order to reduce area and cost, it is necessary to realize new PA architectures capable of supporting multiple, potentially non-contiguous, frequency bands.
One option is to use a wide-band PA architecture with a bandwidth that encompasses multiple bands [1] [2] [3] . Wideband circuits are more generic and thus seem to be best suited for reconfigurable transceiver applications. Unfortunately they are severely limited in applications such as impedance matching [4, 5] which is of key importance in PA design. In 1948, Fano established that arbitrary impedances cannot be matched to a pure resistance over the whole frequency spectrum, which is perhaps not too surprising. Fano then went on, however, to demonstrate that arbitrary impedance matching cannot be made even at all frequencies within a finite frequency band [4] . Consequently, the design of wideband matching networks is not feasible, especially for the situation when the intended bandwidth covers two distinct communication bands with widely separated carrier frequencies [6, 7] . The design of wide-band matching networks is further complicated in high-efficiency saturated PA architectures where the harmonic termination is often different from the optimum impedance at the fundamental frequency [1] [2] [3] . In such circumstances, dual-band/multi-band matching networks are the preferred solution.
Several approaches exist to realize multi-band PAs [8] [9] [10] [11] [12] . The first involves the use of RF switches to connect multiple matching networks to a single power stage [8, 9] . By using multiple matching networks connected by switches, an optimized design can be achieved for each band. However, RF switches are usually lossy and increase overall cost. The switches will also require additional control circuitry, further increasing design complexity and cost. RF switches can be avoided by using high-order resonators to provide simultaneous matching at multiple frequency bands as well as correct harmonic terminations [10] [11] [12] . Multiple quarter-wave transmission lines, each tuned to a different frequency that is to be controlled, are used in [10, 11] to provide the correct fundamental and harmonic terminations simultaneously across two bands. In [12] , lumped-element LC-resonators are combined with quarter-wave transmission lines to realize dual-band operation. While distributed matching networks provide low loss and flexible designs, they tend to consume large amounts of board area when operating at commercial frequency bands (below 6 GHz) which makes these implementations more suitable for mm-wave applications.
The area can be reduced by foregoing transmission line implementations and, instead, using all lumped-element resonators. Such implementations have been demonstrated in [13, 14] , but these implementations have targeted linear PA architectures and therefore do not address the issue of harmonic terminations. These solutions, therefore, cannot be easily extended to high-efficiency saturated PA architectures such as class-E.
Motivated by the promise for small area, this paper presents two new switchless dual-band load network designs that operate at 800 and 1900 MHz and are designed for class-E operation. The first design utilizes LC resonators to realize simultaneous dual-band real-to-real impedance transformation as well as provide control over the harmonic terminations. The second design utilizes a transformer-based 4 th -order resonator based on work presented in [15, 16] . In addition to providing control over both the fundamental and harmonic terminations, the transformer-based load network also has additional degrees of freedom in the design, as compared to the LC-based network. The rest of this paper is organized as follows. Section 2 presents a set of design equations and procedures for realizing each of the two load networks. In Section 3, a detailed analysis of the harmonic impedances is presented as well as a method for optimizing the harmonic termination for maximum efficiency under class-E operation. Measurement results are presented in Section 4 and finally, the paper concludes in Section 5.
Design Procedure or Concurrent Dual-Band Class-E Load Network
A conventional load network for class E power amplifier consists of an L-match network transforming 50 Ω load to an optimum load resistance ( , ) as shown in box 1A of Fig. 1 and a reactive network providing an optimum positive reactance ( ) shown in box 1B. The transistor in a class-E power amplifier behaves as a switch driven by square wave. The positive reactance at fundamental frequency provides a phase shift between the drain voltage and drain current waveforms so that the shunt capacitor at drain node can be completely charged and then discharged during the OFF state of the switch, while in the ON state, all current will be directed to ground through the switch while the drain potential remains at zero. This allows the switch to achieve both the zero voltage switching (ZVS) and zero current switching (ZCS) condition at the end of the OFF state thus avoiding overlap between the non-zero drain voltage and drain current, even with non-instantaneous switching [17] . The value of is equal to 1.1525 , in order to realize the above described condition. In addition, the quality factor of the resonator, defined as:
plays a role in the overall efficiency of a class-E power amplifier. If is too low, it will lead to a drop in the efficiency [18] which will be discussed in detail in Section 3. The rest of this section will describe how two proposed dual-band structures can be extended from a conventional single-band structure in Fig. 1 to support dual-band operation without any switches.
LC-Based Load Network
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Fig. 1: Conventional single-band class-E load network
The proposed LC-based load network is shown in Fig. 2 . The series ( and ) and shunt ( and ) resonators shown inside box 2A provide dual-band real-to-real impedance transformation while the components in box 2B control the harmonic terminations and provide filtering of the fundamentals. Given two desired frequencies of operation, and , the resonant frequencies of the two resonators, 0 = 1/� and 0 = 1/� , are set such that < 0 , 0 < . With this condition met, the net series reactance of the series resonator will be capacitive at and inductive at and the net shunt reactance of the shunt resonator will be inductive at and capacitive at . The result is that the combined series/parallel resonators, box 2A, behaves as a high-pass L-match network at and as a low-pass L-match network at , as illustrated in Fig. 3 . Once the optimum load impedance ( , ) at and has been determined, values for , , , and in Fig. 3 can be determined. The values of , , , and can then be calculated using the following relationships:
For correct class-E operation, the load network must present a positive reactance ( ) at the fundamental frequencies, and , as well as present a high impedance at all harmonics forcing only sinusoidal current flowing in the load network. In traditional single-band class-E operation, illustrated in Fig. 1 , the optimum positive reactance is provided via and the large harmonic impedances is provided via the series resonator comprised of 0 and 0 . In the dual-band case, it is slightly more complicated since both conditions must be met at two different frequencies. This can be accomplished, however, using the circuit shown in box 2B in Fig. 2 . Adding an inductor in series with a shunt resonator gives control over the effective inductance seen at and . Then by combining that effective inductance with the capacitor 0 , we can achieve the required class-E conditions across multiple frequency bands. Values for 1 , 2 , and 2 can be calculated using the following expressions: 
where 2 = 1/� 2 2 . The effective inductances, , and , , are expressed as:
Finally, the value of 0 is chosen based on the value for (defined in (1)). It should be mentioned that before values for 1 , 2 , 2 , and 0 can be calculated, and 2 must be known. Interestingly, will vary with frequency and different choices for and 2 will result in different amounts of loss in the load network. This effect, and method for choosing optimum values for and 2 are discussed in Section 3.
Transformer-Based Load Network
The proposed transformer-based load network is shown in Fig. 4 and accomplishes dual-band real-to-real impedance transformation in the same was as described in Section 2.1. This network, however, uses a transformer (shown in box 4B in Fig. 4) to control , and , as well as the harmonic impedances. This can be better understood by considering the effective impedance of the transformer network shown in the dashed box in Fig. 4 which is given as:
where ( , ) = ( , ) / 2 , is the coupling coefficient, and = 2 2 / 2 is the quality factor of the secondary winding with 2 = 1/� 2 2 . The resistance, 2 , represents the parasitic loss of 2 .
The imaginary part of (10) consists of 1 multiplied by a term that is dependent upon both the coupling coefficient, , as well as the frequency ratio, , but is otherwise independent of frequency. Assuming that ≫ 1, we can express the bracketed term in (10) as:
and the effective inductance used to realize can be expressed as = 1 . Fig. 5 plots against both , and , and it can be seen that > 1 for < 1 and < 1 for > 1. Therefore, by equating 1 with , and , , values for 1 , , and 2 can be selected. Interestingly, is dependent on 2 and not on the absolute values of 2 and 2 . As seen in Section 3, this will result in additional freedom when optimizing the layout of the transformer for maximum PA efficiency. 
Harmonic Termination Analysis and Drain Efficiency Optimization
The above design equations require the designer to know values for the quality factor of the load as well as the resonant frequency, 2 , and different values of and 2 will significantly impact the overall drain efficiency of the PA. Reduced efficiency results from both losses in the load network as well as loss in the transistor. Loss in the load network is a product of the finite whereas loss in the transistor comes from both the non-zero ON resistance as well as finite harmonic impedances presented by the load network. Transistor ON resistance is determined by the technology and is not subject to optimization during circuit design. Harmonic impedance, however, is a function of and 2 . Finite harmonic impedance degrades the zero-voltage switching and zero-current switching conditions thereby increasing the overlap of the non-zero drain current and voltage waveforms. Higher values for will lead to higher harmonic impedance and 2 can also help increase the impedance at nearby frequencies.
In this section, we first use simulations to develop an empirical formula that describes the transistor efficiency as a function of harmonic impedance. The loss and the harmonic impedance for each dual-band structure is then derived in terms of the design variables and 2 . By combining these two expressions, we are able to examine how drain efficiency is dependent upon both and 2 thereby allowing for these values to be chosen such that drain efficiency is maximized.
Transistor Efficiency
Transistor efficiency is defined as = , / where , is the power delivered to the load network (note that this is different than the power delivered to the load) and is the power supplied by the DC supply. The transistor efficiency will be equal to the PA drain efficiency if the load is lossless. In ideal class-E operation, the harmonic terminations are ideal open-circuits. As the harmonic impedance is decreased, the amount of time that the transistor must conduct a current while the drain-to-source voltage is non-zero increases. The result is an increase in the amount of power that is dissipated in the transistor and therefore a reduction in transistor efficiency. In order to include this effect into the overall drain efficiency optimization, a function relating the transistor efficiency to the fundamental and harmonic terminations must be created.
Unfortunately, a generalized expression describing this relationship does not exist. Thus a fitting function will be created based on circuit simulations using an ideal, lossless load and a real transistor model. For the purposes of illustration, this paper uses a Triquint TGF2023-2-10 GaN transistor model and assumes that we wish to deliver at least +35 dBm with a 10 V supply. This results in an optimum fundamental termination impedance of = 7 + 8 Ω at both and . At this point, the actual circuit topology and frequency of operation doesn't matter since we are focusing on the relationship between transistor efficiency and harmonic impedance only. Sweeping the value of Table I . It was found that for > 4, drain efficiency no longer continues to increase.
In order to have a more flexible method for evaluating transistor efficiency, a fitting function was created based on the simulated drain efficiency shown in Table I . Since the simulated transistor efficiency depends non-linearly on the harmonic impedance the following 3 rd -order fitting function is used to approximate the transistor efficiency over this range of harmonic impedances:
where ,2 and ,3 are the 2 nd -and 3 rd -harmonic impedances, respectively, and max(•) is the maximum operator. The results of (12) are shown in Table I .
Loss Optimization of the LC-Based Load Network
We will now relate the loss in the load network and the 2 nd -and 3 rd -harmonic impedances to and 2 . It should be noted that the dependence upon is due to the value of 0 as defined in (1) whereas the dependence upon 2 comes through the values of 1 , 2 , and 2 as defined in (6) and (7) . The total loss in the load network results from the total parasitic resistance due to the non-ideal lumped-element components. Since the components, , , , and , used for transforming the 50 Ω load down to the optimum load resistance, , are independent of and 2 , we only consider the loss induced by 1 , the 2 / 2 resonator, and 0 which can be expressed at and as:
where ,( , ) and ,( , ) are the high-and low-band quality factors for the inductors and capacitors, respectively. The loss of the real-to-real impedance transformer is fixed and represented as 2 . The total power loss in the load network can therefore be expressed as a percentage of the input power as: 
where is the 50 Ω load. Finally, the harmonic impedance, presented to the transistor, can be expressed as:
By substituting (15a) and (15b) into (12) and combining the results with (14), the overall class-E drain efficiency can be expressed:
To illustrate the dependence of (16) on and 2 , the following operating parameters are assumed. The operating frequencies are = 2 • 850 / and = 2 • 1700 / . All inductors are assumed to have are calculated using (2)-(5) and the condition that 50 Ω must be transformed down to 7 Ω.
Matlab was then used to sweep from 0.25 to 2.5 and 2 from to . The resulting PA drain efficiency is shown in Fig. 6 . From a conventional understanding of class-E operation, it would be expected that larger drain efficiency should be obtained for larger values of . Looking at Fig. 6 , however, it is seen that concurrent dualband drain efficiency actually increases for smaller values of . This is due to the fact for large , the loss is dominated by parasitic resistance in the load. As is reduced, we expect a reduction in harmonic impedance, but this effect is much smaller than the gains obtained by reducing the parasitic resistance in the load network. Continued reduction of below 0.25, however, does not yield additional gains in efficiency because the loss begins to be dominated by the reduced harmonic impedances. Optimum values of = 0.25 and 2 = 2 • 1400 Mrad/s are chosen such that , is approximately equal to , (68.3% in high band, 68.5% in low band). Other combinations could be chosen, based on different applications.
Loss Optimization of the Transformer-Based Load Network
The procedure for calculating the overall drain efficiency for the transformer-based load network is similar to the method previously discussed. The parasitic resistance of the network, neglecting , , , and is given as:
where , ( ) is the low-and high-band quality factor of the transformer. As before, the real-to-real impedance transformer has a fixed loss, represented as 2 and the total power loss in the load network is given as: In the subsequent simulations, it is assumed that , = 55 and , = 70, the same as the inductor quality factors. It was verified through simulation that these quality factors are possible using a 2-layer Rogers RO4003 substrate. However, with a different substrate material or more metal layers, can be further optimized during layout. This is especially true for the secondary winding, where the absolute parameter values are unimportant, only the resonant frequency. From (10), however, any loss in the secondary will reflect into the signal path, so the quality factor plays an important role in the load loss equation shown in (18) . The low-and high-band drain efficiencies plotted with varying and 2 are shown in Fig. 7 . The values of = 0.25 and 2 = 2 • 1350 Mrad/s result in a balanced drain efficiency of 67% (67% at low band and 66.8% at high band) in both bands.
Implementation and Measurement Results
With the optimized design parameters obtained in Section 3, both load structure are simulated and implemented using Murata's LQW18AM series inductors and GJM/GQM series capacitors on a 2-layer Rogers RO4003 substrate with thickness of 32 mil and 1 oz. copper cladding. For each load network, ADS Momentum simulations are first performed together with lumped component models for the passives to capture the behavior of on-board traces and solder pads. Then both networks are fabricated and measured using a network analyzer. All measurement results are reported having feed-lines and connectors de-embedded.
LC-Based Load Network

Using
= 0.25, 2 = 2 • 1400 Mrad/s, and , ( ) = 7 + 8 Ω, the components for transforming the load resistance, 50 Ω, down to , 7 Ω, ( i.e., , , , and ) are calculated using (2)- (5) and the values are shown in Table II along with the values for 1 , 2 , 2 , and 0 . The inductors, 2 and are implemented using short lengths of transmission line. The fabricated load network with a total area of 9 × 10 mm 2 is shown in Fig. 8 . A typical distributed transmission line based load network will have an area that is several orders of magnitude larger. For example, the load network presented in [8] has an area of 99 × 97 mm 2 which is two orders of magnitude larger. Fig. 7 Drain efficiency of transformer-based load network (a) Low band, (b) High Band ADS is used to perform EM simulations on the proposed load network and the components were tuned in order to account for board traces/soldering pads. The simulated fundamental impedance at and was 6.8 + 8 Ω and 8.1 + 9.2 Ω, respectively. The magnitude of the simulated 2 nd -and 3 rd -harmonic impedances for the low-band (highband) are 58.5 Ω and 51.4 Ω, respectively. This is somewhat higher than predicted by (15) and (19) and could be the result from the component tuning procedure implying that might be further reduced to get lower loss from the lumped components. Fig. 9 (a) shows the measured fundamental and harmonic impedances alongside simulated values. The measured fundamental impedances at and are 7.3 + 11.34 Ω and 6.17 + 24 Ω, respectively. The reduced real part of the high-band fundamental impedance is attributed by the fact that the trace representing has a larger effective inductance after fabrication. Also, the via used to ground and adds parasitic inductance which reduces the effective capacitance at . Moreover, measured 2 is slightly reduced resulting in higher inductive reactance. This also explains the larger inductive reactance in the high-band. Fig. 9 (b) shows the measured S21 for the LC-based load network. There is a measured loss of 0.3 dB in the low-band and 1.25 dB in the high-band. This agrees well with simulated results (0.5 dB and 1 dB of loss at and , respectively), also shown in Fig. 9(b) . The increased loss in the high-band is due to the lower real-part (caused by increased ).
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Transformer-Based Load Network
Using
= 0.25, 2 = 2 • 1350 Mrad/s, and , ( ) = 7 + 8 Ω the components for the transformerbased matching network can be calculated. The component values for transforming the load resistance, 50 Ω, down to , 7 Ω, ( i.e., , , , and ) are the same as in the previous case as well as 0 and are shown in Table III along with the values for 1 and . The values of the secondary winding, 2 and 2 , can be freely chosen as long as they resonate at 1.35 GHz. With a board thickness of 32 mil, a coplanar transformer will not be able to provide a small enough inductance, even with a single turn, and the coupling coefficient of a single turn transformer will likely be less than 0.5. In order to increase while reducing the value of 2 , the primary and secondary windings are laid out as three-turn interleaved windings all connected in parallel, as shown in Fig. 10 . The 1 st , 3 rd , and 5 th turns belong to the primary winding while the 2 nd , 4 th , and 6 th turns belong to the secondary winding. The primary winding turns are connected in parallel using small bond wires whereas the secondary winding turns are connected in parallel using on- board traces to minimize extra inductance and loss. Moreover, the secondary windings use minimum trace width so as to increase the outer-to-inner diameter ratio and thus increasing the coupling coefficient. Wider traces are used in the primary winding to realize the required 2.08 nH. The fabricated load network is shown in Fig. 11 and consumes an area of 13.5 × 9.6 mm 2 .
The entire load network was once again simulation in ADS Momentum to determine the effects of the bondwires, board traces, and solder pads. The simulated low-and high-band fundamental impedances are 6.1 + 6.9 Ω and 7 + 8.2 Ω, respectively. The 2 nd -and 3 rd -harmonic impedances at the low-band (high-band) are 28.7 Ω and 44.2 Ω, respectively. These results agree well with (19).
Measured impedances are shown in Fig. 12(a) , alongside the simulated values. The measured fundamental impedance at and is 6.1 + 14.4 Ω and 9.6 + 21.2 Ω, respectively. Again, the higher real-part of the highband fundamental is caused by the increased as well as additional parasitics of the bond wire. Fig. 12(b) 
Overall Power Amplifier Simulation Results
Using the measured data obtained for each of the two load networks, the overall drain efficiency of a class-E PA was obtained using ADS co-simulation combining the measured load-network data with a Triquit TGF2023-2-10 GaN transistor model as shown in Fig. 13 . To stabilize the GaN transistor, a 1.1 Ω series resistor together with a 950 Ω shunt resistor are connected to the gate. An ideal input matching network is used to match to the 50 Ω source. Simulation results are shown in Fig. 14 where a maximum drain efficiency of 68.9% and 63.1% are achieved for the LC-based load network at low-and high-band, respectively. The simulated maximum drain efficiency for the Fig. 11 . Photograph of the transformer-based load network. The overall area is 13.5 × 9.6 mm 2 . Fig. 13 Schematic used for simulating overall drain efficiency for a class-E PA using measured load network data.
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transformer-based load network is 69.2% and 66.2% for the low-and high-band, respectively. These values match well with the theory of Section 3. Power added efficiency (PAE), output power, and power gain are also presented in Fig. 14 and are summarized in Table IV .
Conclusion
In this paper, two switchless dual-band load networks for class E power amplifier featured with compact size and high efficiency are proposed working at 0.8GHz band and 1.9GHz band. One of them is realized with all lumped LC components and another uses a transformer with secondary winding connected to a capacitor to realize different effective inductances at 0.8GHz band and 1.9GHz band. A detailed design procedure and equations are presented for each structure followed by a thorough discussion on optimizing overall PA drain efficiency. 
